



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/700,779	11/04/2003	An-Chun Tu	TS03-268	5490

7590 05/26/2004  
STEPHEN B. ACKERMAN  
28 DAVIS AVENUE  
POUGHKEEPSIE, NY 12603

EXAMINER	
NHU, DAVID	
ART UNIT	PAPER NUMBER
2818	

DATE MAILED: 05/26/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10/700,779

Applicant(s)

TU ET AL.

Examiner

David Nhu

Art Unit

2818

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 04 November 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-26 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-26 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119


- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 01.

- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_



## **DETAIL ACTIONS**

### **Claims Objection**

1. **Claims 6, 19**, "using a salicide process that uses a metal selected from the group including cobalt, **nickel, and titanium**". The nickel and titanium are not described in the specifications.

**Claims 8, 9, 10, 23**, "etcher and result in an aspect ratio of said gaps of **about 1.4**; to provide an aspect ratio of said gaps of between **about 1.4 and 6.0**", which are not described in the specifications.

**Claims 7, 20**, "a thickness of between **about 250 and 400 Angstroms**", which are not supported in the specifications.

### **Claim Rejections - 35 USC § 103**

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claim 1-26 are rejected under U.S.C 103(a) as being unpatentable over Background of Invention (BOI) in view of Chan et al (6,252,277 B1).

**Regarding claim 1**, BOI, figure 1, pages 1-4, disclose a method of forming an interlevel dielectric (ILD) layer with improved gap filling comprising the steps of: providing a semiconductor substrate 10 having closely spaced gate electrodes 14; forming sidewall spacers 18 on said gate electrodes; forming source/drain contact areas 20 adjacent to said sidewall spacers; forming a metal silicide layer 22 on said gate electrodes and on said source/drain contact areas.

Art Unit: 2818

BOI fails to teach the steps of removing said sidewall spacers; forming said ILD layer over and between said gate electrodes and filling gaps between said gate electrodes on said substrate.

However, Chan, (see col. 3, lines 14-16, figures 4J-4K, col. 6, lines 29-67), teach the steps of removing said sidewall spacers 35; forming said ILD layer 50 over and between said gate electrodes 44 and filling gaps 49 between said gate electrodes on said substrate 30.

Regarding claim 2, a polysilicon layer deposited to a thickness about 1500 and 1800 Angstroms (see Chan, col. 9, lines 15-18).

Regarding claim 3, the substrate includes lightly doped source and drain regions formed by ion implanting an N-type dopant for n-channel and ion implanting a P-type dopant for p-channel (see Chan, col. 7, lines 4-6, col. 8, lines 30-31, col. 10, lines 14-20).

Regarding claim 4, the sidewall spacers are formed by depositing a CVD insulating layer and anisotropically etching back to said substrate (see Chan, col. 7, lines 4-50).

Regarding claim 5, the source/drain contact areas are formed by ion implanting an N-type dopant for N-channel and ion implanting a P-type dopant for P-channel (see Chan, col. 7, lines 4-6, col. 8, lines 30-31, col. 10, lines 14-20).

Regarding claim 6, using a salicide process that uses a metal selected from the group that includes cobalt, nickel, and titanium (see Chan, col. 6, lines 35-36).

Regarding claim 8, using a hot phosphoric acid solution (see Chan, col. 6, lines 46-48).

Regarding claims 11, 12, the ILD layer by CVD to a thickness (see Chan, col. 6, lines 56-61).

Regarding claim 13, the ILD layer is a dielectric material having a low-dielectric constant (see BOI, page 2, line 8).

Art Unit: 2818

Regarding claim 14, **Regarding claim 1**, BOI, figure 1, pages 1-4, disclose a method of forming an interlevel dielectric (ILD) layer with improved gap filling comprising the steps of: providing a semiconductor substrate 10 having closely spaced gate electrodes 14; forming lightly doped source and drains regions 16 adjacent to said polysilicon gate electrodes 14; forming sidewall spacers 18 on said polysilicon gate electrodes; forming source/drain contact areas 20 adjacent to said sidewall spacers; forming a self-metal silicide layer 22 on said polysilicon gate electrodes and on said source/drain contact areas.

BOI fails to teach the steps of removing said sidewall spacers; forming said ILD layer over and between said gate electrodes and filling gaps between said gate electrodes on said substrate. However, Chan, (see col. 3, lines 14-16, figures 4J-4K, col. 6, lines 29-67), teach the steps of removing said sidewall spacers 35; forming said ILD layer 50 over and between said gate electrodes 44 and filling gaps 49 between said gate electrodes on said substrate 30.

Regarding claim 15, a polysilicon layer deposited to a thickness about 1500 and 1800 Angstroms (see Chan, col. 9, lines 15-18).

Regarding claim 16, the substrate includes lightly doped source and drain regions formed by ion implanting an N-type dopant for n-channel and ion implanting a P-type dopant for p-channel (see Chan, col. 7, lines 4-6, col. 8, lines 30-31, col. 10, lines 14-20).

Regarding claim 17, the sidewall spacers are formed by depositing a CVD insulating layer and anisotropically etching back to said substrate (see Chan, col. 7, lines 4-50).

Regarding claim 18, the source/drain contact areas are formed by ion implanting an N-type dopant for N-channel and ion implanting a P-type dopant for P-channel (see Chan, col. 7, lines 4-6, col. 8, lines 30-31, col. 10, lines 14-20).

Art Unit: 2818

Regarding claim 19, using a salicide process that uses a metal selected from the group that includes cobalt, nickel, and titanium (see Chan, col. 6, lines 35-36).

Regarding claim 21, using a hot phosphoric acid solution (see Chan, col. 6, lines 46-48).

Regarding claim 22, using in-situ plasma etching in a high-density plasma etcher (see Chan, col. 5, lines 7-27).

Regarding claims 24, 25, the ILD layer by CVD to a thickness (see Chan, col. 6, lines 56-61).

Regarding claim 26, the ILD layer is a dielectric material having a low-dielectric constant (see BOI, page 2, line 8).

It would have been obvious to one having ordinary skill in the art at the time of the present invention to apply the teachings of Chan into BOI as both are related to the same subject matter of forming an ILD layer over a substrate having spaced gate electrodes, source/drain regions to sidewall spacers, metal silicides on the source/drain region and on gate electrodes; forming the ILD layer over and between gate electrodes and filling ILD into gaps.

### **Conclusion**

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Buynoski'012 is cited as of interest.
5. A shortened statutory period for response to this action is set to expire 3 (three) months from the date of this letter. Failure to respond within the period for response will cause the application to become abandoned (see 710.02 (b)).
6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Nhu, (571)272-1792. The examiner can normally be reached


Art Unit: 2818

on Monday-Friday from 7:30 AM to 5:00 PM. The examiner's supervisor, David Nelms can be reached on (571)272-1787.

*The fax phone number for the organization where this application or proceeding is assigned is (703)872-9306.*

*Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956*

David Nhu



May 25, 2004